View NJU26208_7722703.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NJU26208 -1- ver.2008-12-01 srs cs auto & cs ii ii ii ii 5.1 & trusurround xt decoder general description the NJU26208 is a digital signal processor that provides the function of circle surround automotive / circle surround ii 5.1 / trusurroundxt and mono-to-stereo. the NJU26208 processes the stereo matrix-encoded signal into spacious sound of 5.1channels by circle surround ii 5.1. also non matrix-encoded audio signal can be processed into effective spacious sound. the decoded 2-channel signal can be converted into spacious 2-channel virtual surround output by the trusurroundxt technology. the applications of NJU26208 are suitable for multi-channel products such as dvd receivers, av amplifiers, tv, car audio or ordinary audio products such as small speakers system. features - software ? srs circle surround automotive for car audio ? 5.1-channel signal outputs by circle surround ii 5.1 ? 2-channel outputs by srs trusurround xt ? speaker sound elevation by focus ? rich low frequency reproduction by trubass ? generating 5.1-channel outputs from mono signal by mono-to-stereo function - hardware ? 24bit fixed-point digital signal processing ? maximum clock frequency : 12.288mhz(standard), built-in pll circuit ? digital audio interface : 4 input ports / 3 output ports ? digital audio format : i 2 s, left- justified, right-justified, 16/18/20/24 bit, bck : 32/64fs ? master / slave mode : in master mode, mck = 256fs, mck2 = 512fs ? serial host interface : i 2 c-bus (standard-mode/100kbps, fast-mode/400kbps) : 4-wire serial bus (clock, enable, input data, output data) ? power supply : v dd = v ddpll = 1.8v : v ddio = 3.3v ? input terminal : 5.0v input tolerant ? package : ssop44 (pb-free) * the detail hardware specification of the NJU26208 is described in the ? nju26200 series hardware data sheet?. package NJU26208v
NJU26208 - 2 - ver.2008-12-01 block diagram timing generator / pll program control alu 24-bit x 24-bit multiplier address generation unit firmware rom data ram serial host interface general i/o interface sdo2 sdo3 scl/sck sda/sdout ad1/sdin ad2/ssb clk clkout resetb 24bit fixed-point dsp core sdi* lri bcki mck bcko lro c/sw sl/sr serial audio interface NJU26208 sdo1 l/r wdc sel muteb proc fig.1 NJU26208 hardware block diagram
NJU26208 - 3 - ver.2008-12-01 function block diagram NJU26208 block diagram (stereo input mode) input trimmer pink noise generator trusurround trubass (l/r) trubass (sl/sr) dialog clarity (center) mono to stereo sdi0 sdi1 circle surround ii decoder 2ch stereo / 4ch stereo / passive matrix 5ch lpf for (l+r) trim watchdog output wdc output trimmer (master & each channels) l/r sl/sr c/sw smooth control sdo1 sdo2 sdo3 trubass (sw) sw focus (l/r, sl/sr) automotive proc. (csii only) delay (sl/sr) fig.2 function block diagram (stereo input mode) NJU26208 block diagram (multi input mode) input trimmer pink noise generator focus (l/r, sl/sr) trusurround trubass (l/r) trubass (sl/sr) mono to stereo sdi0 sdi1 lpf for (l+r) trim watchdog output wdc output trimmer (master & each channels) l/r sl/sr c/sw smooth control sdo1 sdo2 sdo3 trubass (sw) sdi3 sdi2 mix to sw l/r c/sw sl/sr dialog clarity (center) delay l/r or sl/sr sl/sr output source select l/r/sw fig.3 function block diagram (multi input mode)
NJU26208 - 4 - ver.2008-12-01 pin configuration (ssop44) fig. 4 pin configuration NJU26208 ssop44 44 43 42 41 40 39 38 37 1 2 3 4 5 6 7 8 9 10 11 12 vdd vss vssio vddio te s t sdo1 sdo2 sdo3 sdi3 sdi2 sdi1 sdi0 lri vddio bcki vss vdd te s t muteb wdc 13 14 15 16 proc vssio vddio sel 36 35 34 33 lro bcko mck vddio 17 18 19 20 vddpll vsspll vss vdd 21 22 clkout clk 32 31 30 29 sda/sdout scl/sck ad2/ssb a d1/sdin 28 27 26 25 te s t te s t te s t resetb 24 23 vddio vssio
NJU26208 - 5 - ver.2008-12-01 pin description table 1 pin description pin no. ssop44 symbol i/o description 6, 15, 24, 33, 41 vddio - i/o power supply +3.3v 7 bcki i bit clock input 14, 23, 42 vssio - i/o gnd 8, 19, 43 vss - core gnd 9, 20, 44 vdd - core power supply +1.8v 10 test i for test (connected to vssio through 3.3k ? resistance.) 11 muteb * i master volume level, after reset dsp (?1? : 0db , ?0? : mute) 12 wdc * od clock for watch dog timer (open drain output) 13 proc * i after reset dsp. ( ?1? : normal , ?0? : wait from command ) 16 sel i select i 2 c or serial bus ( ?1? : serial , ?0? : i 2 c-bus) 17 vddpll - pll analog power supply +1.8v 18 vsspll - pll analog gnd 21 clkout o osc output 22 clk i x?tal clock input (12.288mhz) 25 resetb i reset (resetb=?0? : dsp reset) 26 test i for test (connect to vddio) 27, 28 test i for test (connect to vssio) 29 ad1/sdin i i 2 c address / serial input 30 ad2/ssb i i 2 c address / serial enable 31 scl/sck i i 2 c clock / serial clock 32 sda/sdout i/o i 2 c i/o (open drain output) / serial output (cmos output) i 2 c bus mode : sda pin requires a pull-up resistance. 4-wire serial mode : sdout does not require a pull-up resistance. 34 mck o master clock output (buffer output of a clk pin) 35 bcko o bit clock output 36 lro o lr clock output 37 sdo3 o audio data output 3 ( rear lch / rch ) 38 sdo2 o audio data output 2 ( center / subwoofer ) 39 sdo1 o audio data output 1 ( front lch / rch ) 40 sdo0 o for test ( not connected : open ) 1 sdi3 i audio data input 3 ( sl / sr ) 2 sdi2 i audio data input 2 ( center / subwoofer) 3 sdi1 i audio data input 1 ( front lch / rch ) 4 sdi0 i audio data input 0 ( front lch / rch ) 5 lri i lr clock input i : input o : output od : open drain output i/o : bi-directional note : pins symbol with * : connect with vddio or vssio through 3.3k ? resistance
NJU26208 - 6 - ver.2008-12-01 audio interface the serial audio interface carries audio data to and from the NJU26208. industry standard serial data formats of i 2 s, msb-first left-justified or msb-first right-justified are supported. the NJU26208 serial audio interface includes 4 data input lines: sdi0/sdi1/sdi2/sdi3 and 3 data output lines: sdo1/sdo2/sdo3. (table 2. 3.) table 2 serial audio input pin description pin no. description ssop44 symbol stereo input mode multi channel input mode 4 sdi0 3 sdi1 stereo l/r (sdi0 / sdi1 pin select) stereo l/r (sdi0 / sdi1 pin select) 2 sdi2 no use audio data input 2 center / sub woofer 1 sdi3 no use audio data input 3 sl / sr (surround channel) table 3 serial audio output pin description pin no. ssop44 symbol description 39 sdo1 audio data output 1 front lch / rch 38 sdo2 audio data output 2 center / sub woofer 37 sdo3 audio data output 3 rear lch / rch host interface the NJU26208 can be controlled via serial host interface (shi) using either of two serial bus format : 4-wire serial bus or i 2 c-bus. data transfers are in 8 bit packets (1 byte) when using either format. the sel pin controls the serial bus mode. when the sel is ?low? level during the NJU26208 initialization, i 2 c-bus is available. when the sel is ?high? level during the NJU26208 initialization, 4-wire serial bus is available.(table 4) serial host interface pin description. (table 5) table 4 serial host interface pin description pin no. ssop44 symbol setting host interface ?low? i 2 c-bus 16 sel ?high? 4-wire serial bus table 5 serial host interface pin description pin no. ssop44 symbol (i 2 c /serial) i 2 c-bus format 4-wire serial bus format 29 ad1 / sdin i 2 c-bus address bit1 serial data input 30 ad2 / ssb i 2 c-bus address bit2 slave select 31 scl / sck serial clock serial clock 32 sda / sdout serial data input/output (open drain output) serial data output (cmos output) note: when 4-wire serial bus is selected, the sda/sdout pin is cmos output. the sdout pin does not require a pull-up resistance. when i 2 c bus is selected, this pin is a bi-directional open drain output. this pin, which is assigned for i 2 c-bus, requires a pull-up resistance. the sda/sdout pin isn?t +5.0v input tolerant. please note the voltage level (max voltage is vddio).
NJU26208 -7- ver.2008-12-01 i 2 c-bus when the NJU26208 is configured for i 2 c bus communication in sel=?low?, the serial host interface transfers data on the sda pin and clocks data on the scl pin. sda is an open drain pin requiring a pull-up resistance. pins ad1 and ad2 are used to configure the seven-bit slave address of the serial host interface. (table 6) table 6 i 2 c-bus interface slave address * slave address is 0 when ad1/2 is ?low?. slave address is 1 when ad1/2 is ?high?. note: the serial host interface supports ?standard-mode (100kbps)? and ?fast-mode (400kbps)? i 2 c bus data transfer. moreover, after sending s ("start" condition), sr (repeated "start" condition) is not received but it becomes the waiting for the p ("stop" condition). therefore, please be sure to send p ("stop" condition). 4-wire serial interface the serial host interface can be configured for 4-wire serial bus communication by setting sel1=?high? during the reset sequence initialization. shi bus communication is full-duplex; a write byte is shifted into the sdin pin at the same time that a read byte is shifted out of the sdout pin. data transfers are msb first and are enabled by setting ssb = ?low?. data is clocked into sdin on rising transitions of sck. data is latched at sdout on falling transitions of sck except for the first byte (msb) that is latched on the falling transitions of ssb. the sdout pin is always cmos output. this pin does not require a pull-up resistance. fig. 5 4-wire serial interface timing note : when the data-clock is less than 8 clocks, the input data is shifted to lsb side and is sent to the dsp core at the transition of ssb=?high?. when the data-clock is more than 8 clocks, the last 8 bit data becomes valid. after sending lsb data, sdout transmits the msb data which is received via sdin until ssb becomes ?high?. bit7 bit6 bit5 bit4 bit3 ad2 bit2 ad1 bit1 r/w bit0 0 0 1 1 1 0 0 0 0 1 1 1 0 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 r/w start bit r/w bit ack slave address ( 7bit ) sdin sdout sck ssb bit5 bit1 bit7 bit0 bit6 bit1 bit7 bit0 bit6 bit5 unstable unstable msb lsb
NJU26208 - 8 - ver.2008-12-01 pin setting the NJU26208 operates default command setting after resetting the NJU26208. in addition, the NJU26208 restricts operation at power on by setting proc pin and muteb pin. these pins are input pin. however, these pins operate as bi-directional pins. connect with v ddio or v ssio through 3.3k ? resistance. table 7 pin setting watchdog clock the NJU26208 outputs clock pulse through wdc during normal operation. the wdc clock is useful to check the status of the NJU26208 operation. for example, a microcomputer monitors the wdc clock and checks the status of the NJU26208. when the wdc clock pulse is lost or not normal clock cycle, the NJU26208 does not operate correctly. then reset the NJU26208 and set up the NJU26208 again. the wdc clock is able to be variable for 32ms to 640ms by command. default setting of wdc clock is 192ms. the wdc pin is open drain output. the wdc pin setting (table 8) table 8 wdc pin setting note: the cycle of wdc output is rough. because wdc output inserts in the process of sound processing. in slave mode, when there is no input of bcki/lri, the wdc pin can?t output. it is required to set up a sampling rate correctly. pin no. ssop44 symbol setting function ?high? the NJU26208 operates default setting after reset. 13 proc ?low? the NJU26208 does not operate after reset. sending start command is required for starting operation. ?high? master volume is set 0db after reset. 11 muteb ?low? master volume is set mute after reset. pin no. ssop44 symbol setting wdc pin is used. connect with v ddio through 3.3k ? resistance 12 wdc wdc pin is not used. connect with v ssio through 3.3k ? resistance. do not open wdc pin.
NJU26208 - 9 - ver.2008-12-01 host command table 9. NJU26208 command table notes : in respect to detail command information, request new japan radio co., ltd. and permission of a licenser (srs labs.) is required. no. command 1 set task 2 csii mode 3 cs automotive 4 trubass config 5 trubass size select 6 trubass gain control 7 focus config 8 focus gain control 9 stereo mode select 10 png config 11 sw lpf cutoff select 12 trusurround config 13 trusurround downmix mode select 14 trusurround gain control 15 gain control 16 mono input select 17 sample rate 18 delay 19 system status 20 watch dog config 21 smooth control config. 22 re initialize 23 version number 24 function enable/disable 25 reset 26 nop
NJU26208 - 1 0 - ver.2008-12-01 package dimensions ssop44, pb free ?? ?? ?? ?? ?? ? ??? ???? ?????? ?y?? ??? ??? ? ?? t?y?? ??? ??? ? ? ?t ??
NJU26208 -11- ver.2008-12-01 license information 1. the ? circle surround automotive?,?circle surround ii 5.1?, ?trusurroundxt?, ?focus?, ?trubass? technology rights incorporated in the NJU26208 are owned by srs labs, a u.s. corporation and licensed to new japan radio co., ltd.. purchaser of NJU26208 must sign a license for use of the chip and display of the srs labs trademarks. any products incorporating the NJU26208 must be send to srs labs for review. ? circle surround automotive?,?circle surround ii 5.1?, ?trusurroundxt?, ?focus?, ?trubass? are protected under us and foreign patents issued and/or pending. ? circle surround automotive?,?circle surround ii 5.1?, ?trusurroundxt?, ?focus?, ?trubass? , srs and symbol are trademarks of srs labs, inc. in the united states and selected foreign countries. neither the purchase of the NJU26208, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any srs technology. srs labs requires all set marks to comply with all rules and regulations as outlined in the srs trademark usage manual separately provided. for further information, please contact:: srs labs, inc. 2909 daimler street. santa ana, ca 92705 usa tel: 949-442-1070 fax: 949-852-1099 http://www.srslabs.com [caution] the specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. the application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

▲Up To Search▲

Price & Availability of NJU26208

	To Download NJU26208 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .